

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DA	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/780,712 02/19/2004		4 Felix Kao	3319-0121P	3199	
2292	7590 03	/22/2005	EXAM	EXAMINER	
	EWART KOLA	WOJCIECHOWICZ,	WOJCIECHOWICZ, EDWARD JOSEPH		
PO BOX 74 FALLS CHI	, JRCH, VA 220	10-0747	ART UNIT	PAPER NUMBER	
	·		2815		
			DATE MAILED: 03/22/200	DATE MAILED: 03/22/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	——— <u>H</u> 1			
Office Action Summary		10/780,712	KAO ET AL.				
	Office Action Summary	Examiner	Art Unit				
		Edward Wojciechowicz	2815				
Period fo	The MAILING DATE of this commun or Reply	ication appears on the cover sneet	t with the correspondence addr	ess			
THE - Exter after - If the - If NC - Failu Any I	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNI INSIGNS of time may be available under the provisions SIX (6) MONTHS from the mailing date of this community period for reply specified above is less than thirty (3) period for reply is specified above, the maximum state to reply within the set or extended period for reply reply received by the Office later than three months are departed term adjustment. See 37 CFR 1.704(b).	CATION. of 37 CFR 1.136(a). In no event, however, mailunication. D) days, a reply within the statutory minimum of stutory period will apply and will expire SIX (6) Nowill, by statute, cause the application to become	y a reply be timely filed thirty (30) days will be considered timely. MONTHS from the mailing date of this comr e ABANDONED (35 U.S.C. § 133).	munication.			
Status							
1)	Responsive to communication(s) file	d on					
2a) <u></u> □	This action is FINAL. 2b)⊠ This action is non-final.						
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositi	ion of Claims						
5)□ 6)⊠ 7)□	4) Claim(s) 1-12 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-12 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement.						
Applicati	ion Papers						
9)	The specification is objected to by the	e Examiner.					
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.							
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority (under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
2) Notice 3) Infor	et(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (F mation Disclosure Statement(s) (PTO-1449 or or No(s)/Mail Date	Paper Paper	ew Summary (PTO-413) No(s)/Mail Date of Informal Patent Application (PTO-1 	52)			

Application/Control Number: 10/780,712

Art Unit: 2815

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over applicants' admitted prior art, e.g. Fig. 1B, in view of Hiraoka et al (2004/0100752). The inventive structure includes a differential variable capacitor structure which includes a well region, at least three regions formed in the well connected together with a common bias, and two gates. Applicants' own prior art (Fig. 1B) teaches the basic structure of the invention including multiple regions (12) and (22) formed in a well, and connected together by wires to a common bias source.

Hiraoka also teaches such a variable capacitor structure (including that shown in Fig. 6B) where additional elements can be added to form integrated devices such as shown in Fig. 5a. Hiraoka teaches that individual capacitor elements, such as that shown in Fig. 1, can be integrated together in a single well region to provide as many individual elements as needed. This would result in a structure equivalent to that shown in applicants' Fig. 1B. See, for example, the integrated structures in Figs. 3 and 5 of Hiraoka.

Also, since Hiraoka also teaches CMOS fabrication processes, the use of polysilicon gate electrodes, which are a common feature of CMOS devices, would also be within the scope of the Hiraoka reference, as would forming the variable capacitor structure using alternate conductivity types [0036]. Finally, the admitted prior art figure shows such well known elements as grounded substrates through a doped region (23) and gates that are disposed symmetrically on both sides of the bias voltage control terminal, as seen in applicants' prior art Fig. 1B.

One would be motivated to combine the admitted prior art features with the Hiraoka device in order to provide a more efficient device integration.

Art Unit: 2815

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Edward Wojciechowicz whose telephone number is 571-272-1739. The examiner can normally be reached on Monday through Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Edward Wojciechowicz Primary Examiner Art Unit 2815

EW: ew